Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
74LVC
Logic Function
Buffer
Number of Channels
4
Schmitt Trigger Input
No
Input Type
CMOS, TTL
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
48
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
4.1 ns @ 3.3 V
Maximum Operating Supply Voltage
3.6 V
Dimensions
12.6 x 6.2 x 1.05mm
Minimum Operating Temperature
-40 °C
Length
12.6mm
Height
1.05mm
Maximum Operating Temperature
+85 °C
Width
6.2mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22
74LVC Family
Stock information temporarily unavailable.
Please check again later.
P.O.A.
5
P.O.A.
5
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
74LVC
Logic Function
Buffer
Number of Channels
4
Schmitt Trigger Input
No
Input Type
CMOS, TTL
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
48
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
4.1 ns @ 3.3 V
Maximum Operating Supply Voltage
3.6 V
Dimensions
12.6 x 6.2 x 1.05mm
Minimum Operating Temperature
-40 °C
Length
12.6mm
Height
1.05mm
Maximum Operating Temperature
+85 °C
Width
6.2mm
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Product details
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22